



property as thermoplasticity, thermosettability or ultraviolet-settability.

[0004] Meanwhile, in the mounting which employs the ACF, the IC chip or the like needs to be thermocompression-bonded to the substrate in such a way that the IC chip or the like including bumps, and the substrate including electrodes are opposed with the ACF held therebetween, and that the substrate is pressed while the IC chip or the like is being heated. Often used for the thermocompression bonding is a thermocompression bonding jig including a head which is formed so as to have a width corresponding to that of the IC chip or the like and to be elongate beyond the length of the IC chip or the like. Hereinbelow, the IC chip or the like component which is mounted by employing the ACF shall be termed the "second component".

[0005] The thermocompression bonding jig which has the long head as stated above needs to be used in a state where the first components are not mounted in the surroundings of the IC chip or the like, especially in the surroundings of the IC chip or the like in the lengthwise direction thereof, in order to avoid that the components mounted on the substrate collide against the head to spoil the thermocompression bonding.

[0006] Accordingly, a process is considered in which the mounting of the IC chip or the like employing the ACF is performed earlier, whereupon the mounting of the first components based on the surface mount technology is performed. As explained before, however, the whole circuit board needs to be passed through the reflow furnace at the high temperature in the surface mount technology. It has therefore been verified that, when the mounting employing the ACF is followed by the solder reflow treatment as stated above, the ACF is exposed to the high temperature in the solder reflow treatment, so the connection reliability thereof lowers.

[0007] The present invention has been made in view of the problem as

stated above, and consists in permitting first components to be mounted by the surface mount technology without lowering the reliability of connection by an ACF in case of manufacturing a circuit board.

SUMMARY OF THE INVENTION

[0008] (1) In order to accomplish the object, a circuit board according to the present invention is characterized, in a circuit board having a substrate; a first component which is mounted on the substrate by solder connection; and a second component which is mounted on the substrate through an anisotropic conductive film, by comprising a belt- or band-shaped region which extends in the shape of a belt while including the second component, and which does not include the first component.

[0009] According to the circuit board of the above construction, the first component is not mounted on the belt-shaped region which extends in the shape of a belt while including the second component, so that in a case where the second component is mounted by employing a thermocompression bonding jig after the first component has been mounted, the first component does not form an obstacle to make thermocompression bonding unsatisfactory. It is therefore permitted to perform a solder treatment such as solder reflow treatment earlier, and to thereafter perform the mounting with the anisotropic conductive film.

[0010] Besides, when it is permitted as stated above to perform the solder treatment earlier and to perform the mounting with the anisotropic conductive film later, a situation where heat in the solder treatment is applied to the anisotropic conductive film does not occur originally, and hence, a situation where connection reliability lowers as regards the anisotropic conductive film does not occur.

[0011] Owing to the above, in a circuit board which is formed by

employing both the mounting with the solder treatment and the mounting with the anisotropic conductive film, the connection reliability can be reliably prevented from lowering as regards the anisotropic conductive film.

[0012] (2) Next, in the circuit board of the above construction, the first component can be made a passive element or a mechanism component, and the second component can be made a semiconductor device. Here, a resistor or a capacitor, for example, is considered as the passive element. Also, a variable resistor, for example, is considered as the mechanism component. Besides, an IC chip or an LSI chip, for example, a power source IC or a liquid crystal driving IC is considered as the semiconductor device.

[0013] According to the circuit board of this construction, a circuit board can be formed by mounting the passive element or mechanism component in accordance with the solder reflow treatment, namely, the surface mount technology, without lowering the connection reliability of the anisotropic conductive film as contributes to the mounting of the semiconductor device.

[0014] (3) Next, in the circuit board of the above construction, the belt-shaped region can be formed wider than a pressing surface of a head of a thermocompression bonding jig which is employed in mounting the second component, that is, a thermocompression bonding head. In this way, even in a case where the thermocompression bonding jig is employed for mounting the second component after the first component has been mounted, the pressing surface or contact surface of the thermocompression bonding head can be used without interfering or colliding with the first component, and hence, appropriate thermocompression bonding can be performed.

[0015] (4) Next, in the circuit board of the above construction, an alignment

mark can be provided outside the belt-shaped region, for example, outside a side edge part thereof. In this way, it is avoidable that, in mounting the second component such as IC chip, the alignment mark be covered with the anisotropic conductive film.

[0016] (5) Next, in the circuit board of the above construction, the solder connection can include a reflow treatment. Here, the “reflow treatment” is a treatment wherein an electronic component is mounted on a substrate on which a solder is placed, and it is thereafter soldered to the substrate by heating the solder. In the reflow treatment, the substrate is exposed to a very high temperature. Therefore, when an anisotropic conductive film exists on the substrate during the reflow treatment, it is very likely that the connection reliability of the anisotropic conductive film will lower. However, when the mounting with the anisotropic conductive film is performed after the solder connection or the reflow treatment as permitted to be performed by the circuit board of the present invention, the anisotropic conductive film is not exposed to the high temperature during the reflow treatment.

[0017] (6) Next, in the circuit board of the above construction, a plurality of such first components can be disposed, and in that case, the belt-shaped region can be located at the intermediate position of the plurality of first components. When the belt-shaped region is arranged between one first component and another first component in this manner, the second component disposed within the belt-shaped region is also arranged between one first component and the other first component. In general, the second component and the plurality of first components are often joined by wiring patterns. In this regard, when the second component is not arranged at a position distant from the plurality of first components, but it is arranged at the intermediate position of the plurality of first components, the wiring patterns between the second component and the plurality of first components can be easily formed.

[0018] (7) The circuit board of the above construction in which the belt-shaped region is located between the plurality of first components is especially advantageous in a case where the second component is a power source IC or a power source LSI. The reason therefor is as stated below. Since the power source IC or the power source LSI performs the function of supplying a power source voltage to the large number of first components, a large number of wiring patterns are usually formed between the power source IC or the like and the plurality of first components. Accordingly, when the second component such as the power source IC is arranged at the intermediate position of the plurality of first components, the design of the wiring patterns becomes very easy.

[0019] (8) In the circuit board of the above construction, the belt-shaped region can be disposed extending from one end of the substrate to another end of the substrate. That is, the belt-shaped region can be disposed so as to pass from one end edge to another end edge of the substrate, or it can be disposed extending from the vicinity of one end edge to the vicinity of another end edge.

[0020] (9) Besides, in the circuit board of the above construction, the belt-shaped region can be disposed so as to extend rectilinearly. In general, a pressing head for applying an anisotropic conductive film to a substrate, a compression bonding head for tentatively compression-bonding a second component, and a thermocompression bonding head for formally compression-bonding the second component are often formed to be rectilinear, and hence, the belt-shaped region should desirably be disposed rectilinearly as stated above.

[0021] (10) Besides, in the circuit board of the above construction, wiring patterns should desirably be formed in the belt-shaped region. According to the present invention, none of the first components is included in the belt-shaped region,

and hence, a pattern design can be made so that wiring patterns for joining the plurality of first components or for joining the first components and the second component is not be formed in the belt-shaped region. However, the formation of the wiring patterns also within the belt-shaped region is advantageous for making a pattern design by effectively using the area of the substrate.

[0022] (11) Besides, in the circuit board of the above construction, a dummy electrode which is substantially equal in area to the second component should desirably be formed on the position of the substrate corresponding to the second component. Here, the “dummy electrode” is a pattern which is formed of the same material as that of electrodes formed on the substrate, but which does not function as an electrode. When such a dummy electrode is disposed on the back side of the second component, the mounted state of the second component can be confirmed in such a way that the deformed state of the dummy electrode is visually confirmed by viewing the mounted portion of the second component from the dummy electrode side, namely, by viewing it from the back side of the substrate. Moreover, when the dummy electrode is joined to a ground potential, noise can be prevented from entering the second component.

[0023] (12) Next, a display device according to the present invention is characterized by comprising the circuit board of any of the various constructions described above, and display means to which the circuit board is connected.

[0024] (13) In the display device of the above construction, the “display means” is an element which displays an image such as characters, numerals or patterns, and it can be constructed of, for example, a liquid crystal display device, an organic EL device, a flat display such as plasma display, or a CRT (Cathode Ray Tube) display. According to the display device of this construction, the circuit board in which the

second component is mounted at high reliability is employed, and hence, a display device of high reliability can be obtained.

[0025] (14) In the above display device, in a case where the display means is constructed of the liquid crystal device and where a plurality of such first components are disposed on the substrate, the belt-shaped region can be located between the plurality of first components, and the second component can be made a power source IC, a power source LSI, a liquid crystal driving IC or a liquid crystal driving LSI. The power source IC, power source LSI, liquid crystal driving IC or liquid crystal driving LSI is often joined to the plurality of first components by a large number of wiring lines. In such a case, when the power source IC or the like is located at the intermediate position between the plurality of first components, the wiring lines can be easily formed.

[0026] (15) Next, a method of manufacturing a circuit board according to the present invention is characterized by comprising the step of mounting a first component on a substrate by solder connection; the step of arranging an anisotropic conductive film on a predetermined position of the substrate; the step of arranging a second component on the anisotropic conductive film; and the step of thermocompression-bonding the second component to said substrate with said anisotropic conductive film held therebetween; wherein said step of arranging said anisotropic conductive film on the predetermined position of said substrate is performed after said step of mounting the first component on said substrate by the solder connection.

[0027] According to the circuit board manufacturing method of this construction, the circuit board is manufactured by mounting the second component after the first component has been mounted. It is accordingly avoidable that heat in the

solder connection, for example, surface mount technology be applied to the anisotropic conductive film. As a result, the first component can be mounted by the surface mount technology or the like without lowering the reliability of connection based on the anisotropic conductive film.

[0028] (16) In the circuit board manufacturing method of the above construction, the step of mounting the first component on the substrate by the solder connection can include a reflow treatment. The reflow treatment is a treatment in which the substrate is exposed to a high temperature. In accordance with the present invention, however, the anisotropic conductive film is not yet arranged on the substrate when the reflow treatment is performed, and hence, the anisotropic conductive film is not exposed to the high temperature during the reflow treatment.

BRIEF DESCRIPTION OF THE DRAWINGS

[0029] Fig. 1 is a plan view showing one embodiment of a circuit board according to the present invention.

[0030] Fig. 2 is a plan view showing a substrate for use in the circuit board shown in Fig. 1.

[0031] Fig. 3 is a sectional view showing the sectional structure of the substrate shown in Fig. 2.

[0032] Fig. 4 is a sectional view showing a state after a solder has been printed at lands on the substrate shown in Fig. 3.

[0033] Fig. 5 is a sectional view showing a state after a first component has been mounted on the lands of the substrate shown in Fig. 4.

[0034] Fig. 6 is a sectional view showing a state after a second component has been mounted on the substrate shown in Fig. 5, by an ACF.

[0035] Fig. 7 is a flow chart showing one embodiment of a manufacturing method for a circuit board according to the present invention.

[0036] Fig. 8 is a plan view showing a formal compression bonding step which is one step in the manufacturing method shown in Fig. 7.

[0037] Fig. 9 is a sectional view taken along line III - III in Fig. 8.

[0038] Fig. 10 is a graph showing a temperature profile in a reflow treatment which is one step in the manufacturing method shown in Fig. 7.

[0039] Fig. 11 is a graph showing another example of a temperature profile.

[0040] Fig. 12 is a view showing an ACF applying step which is one step in the manufacturing method shown in Fig. 7.

[0041] Fig. 13 is a perspective view showing in an exploded state a liquid crystal device which is one embodiment of a display device according to the present invention.

[0042] Fig. 14 is a plan view showing an electroluminescence device which is another embodiment of a display device according to the present invention.

[0043] Fig. 15 is a sectional view showing the sectional structure of the electroluminescence device taken along line I - I in Fig. 14.

[0044] Fig. 16 is a sectional view showing the sectional structure of the electroluminescence device taken along line II - II in Fig. 14.

[0045] Fig. 17 is a side sectional view showing a tentative compression bonding step which is one step in the manufacturing method shown in Fig. 7.

PREFERRED EMBODIMENTS

[0046] Now, preferred embodiments of the present invention will be described more specifically with reference to the drawings.

[0047] Fig. 1 is a plan view showing construction of one embodiment of a circuit board according to the present invention. The circuit board 10 shown here has a substrate 11 which determines the external shape of the circuit board 10, first components 30 which are solder-connected to the substrate 11, and a second component 36 which is mounted on the substrate 11 with an ACF (Anisotropic Conductive Film) 40 interposed therebetween. Used as the first components 30 are, for example, passive elements such as a chip resistor and a chip capacitor, and a mechanism component such as variable resistor. A semiconductor device such as IC or LSI, for example, is used as the second component 36. The first components 30 are secured within first regions A1. The second component 36 is secured within a second region A2.

[0048] Fig. 2 shows in plan the substrate 11 before the first components 30 and the second component 36 are mounted thereon. As shown in Fig. 2, a plurality of lands 2 for mounting the first components 30 are formed in predetermined patterns within each of the first regions A1 of the front surface of the substrate 11. A plurality of leads 3 for mounting the second component 36 are laid within the second region A2. The marginal end parts of the substrate 11 are formed with various terminals such as output side first terminals 4a which are formed toward the front surface side of the drawing, output side second terminals 4b which are formed toward the back surface side of the drawing, and input side terminals 6 which are formed toward the front surface side of the drawing.

[0049] As shown in Fig. 3, the substrate 11 includes a base 7. A wiring line 8a is formed in a predetermined pattern as viewed in the direction of arrow B on the front surface side of the base 7 (on the upper surface side of a structure shown in Fig.

3), electrodes 9 are formed on the suitable parts of the wiring line 8a, and the lands 2 and the leads 3 are formed by the electrodes 9.

[0050] Layers such as coverlet layers 12 and resist layers 13 are formed by the use of an adhesive 32 in an extensive range except the first regions A1 in which the lands 2 are formed, and the second region A2 in which the leads 3 are formed. The coverlet layers 12 serve, for example, to apply elasticity to the substrate 11 so that the substrate 11 may lie at the neutral point of bending. The resist layers 13 serve, for example, to protect the wiring line 8a, etc. from damages.

[0051] A wiring line 8b is formed on the back surface side of the base 7 (on the lower surface side of the structure shown in Fig. 3), a coverlet layer 12 is stacked on the wiring line 8b through the adhesive 32, and reinforcement plates 33 are further stacked on the coverlet layer 12 through the adhesive 32. Electrical conduction is established between the wiring line 8a on the front surface side and the wiring line 8b on the back surface side by a through hole 16. Incidentally, a dummy electrode 17 is provided between the wiring line 8b and the adhesive 32 at a location which corresponds to the second region A2 where the second component 36 such as IC chip is mounted.

[0052] The dummy electrode 17 is an element which is formed of the same material as that of the electrodes 9, but which is not employed as an actual electrode. In a case where the dummy electrode 17 is viewed in plan in the direction of the arrow B, the size of the dummy electrode 17 in plan is set equal to or larger than the size of the second component 36. Accordingly, such an areal relation is held that, when the second component 36 is mounted within the second region A2, it is entirely included within the dummy electrode 17.

[0053] After the second component 36 has been mounted within the second

region A2, the mounted part is viewed from the back side of the substrate 11 as indicated by arrow C. Then, the mounted state of the second component 36 can be visually confirmed by the deformed state of the dummy electrode 17. By way of example, in a case where the second component 36 includes a plurality of bumps annularly arrayed and where a surface formed with the bumps is a mounting surface, the dummy electrode 17 is deformed rectangularly along the annular bumps on condition that the mounting of the second component 36 is normal. Therefore, when the dummy electrode 17 rectangularly deformed has been visually confirmed, the mounting of the second component 36 can be deemed complete.

[0054] Incidentally, the dummy electrode 17 may be held at a potential different from a ground potential or may be connected to the ground potential. With the dummy electrode 17 held connected to the ground potential, when the second component 36 mounted within the second region A2 is operated, noise can be prevented from coming into the second component 36 or from going out of the second component 36.

[0055] In the above stacked structure, the base 7 is formed of, for example, polyimide. The wiring lines 8a and 8b are formed of, for example, Cu (copper). The coverlet layers 12 are formed of, for example, polyimide. Each of the electrodes 9 is formed of, for example, a stacked structure which consists of a Ni (nickel) layer stacked on the wiring line 8a, and an Au (gold) layer further stacked on the Ni layer.

[0056] Referring to Fig. 2, the first components 30 are soldered to the lands 2 within the first regions A1, and the second component 36 is mounted within the second region A2 provided with the leads 3, whereby the circuit board 10 as shown in Fig. 1 is formed. Besides, in this embodiment, a belt- or band-shaped region A3 is set in addition to the first and second regions.

first regions A1, A1 adjacent to each other, that is, between one first component 30 and another first component 30 in Fig. 1, the band-shaped region A3 need not always be so set, but it may be formed at one end part of the circuit board 10.

chip capacitor and variable resistor are mounted within the first regions A1 by solder connection. The second component 36 such as the IC or LSI is mounted within the second region A2 by employing the ACF 40.

10 will be described later, Fig. 8 shows as a plan view the positional relationship between the circuit board 10 and a region where the end face or pressing face of the head 72a of a thermocompression bonding jig for use in the manufacturing method, especially for use in mounting the second component 36 lies (a hatched region).

[0062] As apparent from Fig. 8, the band-shaped region A3 where any first

component 30 is not mounted is a region which has a width W larger than that of the end face of the head 72a of the thermocompression bonding jig for use in mounting the second component 36, and a length L equal to that of a region where the end face of the head 72a and the circuit board 10 oppose.

[0063] Accordingly, even in a case where the thermocompression bonding jig is employed in order to mount the second component 36 after the mounting of the first components 30, its head 72a can be used without interfering or colliding with any of the first components 30, so that thermocompression bonding can be appropriately carried out. Therefore, the second component 36 can be reliably mounted using the head 72a. By the way, in a case where the length $L1$ of the end face of the head 72a is smaller than that of the circuit board 10, the band-shaped region A3 may be a region which has a length equal to or larger than that of the region where the end face of the head 72a and the circuit board 10 oppose to each other.

[0064] Referring to Fig. 1, the circuit board 10 is provided with alignment marks 23 outside the side edge part of the band-shaped region A3. In mounting, for example, the LSI chip or IC chip as the second component 36, the alignment marks 23 are employed so as to establish a predetermined positional relationship with alignment marks provided on the LSI chip or the like, that is, in order to position the LSI chip or the like.

[0065] Since the alignment marks 23 are provided outside the side edge part of the band-shaped region A3, it is avoidable that the alignment marks 23 be covered with the ACF 40 which is arranged on the second region A2 in mounting the second component 36 such as LSI chip. Moreover, since the alignment marks 23 are formed outside a region opposing to a pressing head 56 (refer to Fig. 8), they do not become difficult to recognized due to dirt ascribable to their contact with the head 56,

and so forth.

[0066] Incidentally, two of the alignment marks 23 are sufficient because positioning on a plane is possible, but a larger number of such alignment marks may be provided. In this case, it is possible to select alignment marks that are easily recognized, in accordance with a manufacturing equipment. Besides, a place where the alignment marks are arranged should preferably be near a positioning place. The reason therefor is that, as the alignment marks are spaced more from the positioning place, errors ascribable to the deformation of the substrate 11 become larger.

[0067] As thus far described, with the circuit board 10 of this embodiment, any of the first components 30 is not mounted on the band-shaped region A3 which extends in the shape of the band so as to include the second region A2, so that the second component 36 can be mounted with the ACF 40 by employing the thermocompression bonding head 72a (refer to Fig. 8) after the first components 30 have been mounted by soldering. It is accordingly avoidable that heat produced when using, for example, surface mount technology be applied to the ACF 40. As a result, the circuit board 10 can mount the first components 30 by the surface mount technology without lowering the reliability of connection due to the ACF 40.

[0068] Fig. 7 shows one embodiment of the manufacturing method of a circuit board according to the present invention. In this manufacturing method, a reflow soldering process Pa is initially performed, and a thermocompression bonding process Pb is subsequently performed.

[0069] At the reflow soldering process Pa, a metal mask (not shown) having a predetermined hole pattern is first put on the front surface of a substrate 11 in Fig. 2, and a pasty solder is put on the metal mask and is spread by employing a wiper

or squeegee, whereby the solder in a desired pattern corresponding to the mask pattern which the metal mask has is printed on the front surface of the substrate 11 (step P1). Thus, as shown in Fig. 4, the solder 22 is put on the lands 2 of each first region A1 of the substrate 11.

[0070] By the way, in this embodiment, a so-called "lead-free solder" which does not contain Pb (lead) should be used as the pasty solder. In general, an ordinary solder containing Pb contains Sn (tin) as its principal ingredient and about 40 % of Pb. In contrast, the lead-free solder contains Sn as its principal ingredient and has a Pb content of at most 10 %. The use of the solder of low Pb content in this manner is chiefly intended for environmental protection, but this solder is higher in the melting point as compared with the ordinary solder.

[0071] Subsequently, at a step P2, the mount treatment of each first component 30 such as a chip resistor, chip capacitor or variable resistor is performed, and the first component 30 is put on the lands 2 of the first region A1 as shown in Fig. 5. Subsequently, at a reflow treatment P3, the substrate 11 on which the first component 30 is placed is conveyed into a reflow furnace (not shown), and hot air is supplied to the surface of the substrate 11 on the side thereof on which the first component 30 is placed, inside the reflow furnace. Thus, the solder 22 is melted, and the plurality of first components 30 are collectively soldered to the plurality of lands 2.

[0072] Heating for the substrate 11 inside the reflow furnace for use in this embodiment is carried out in accordance with, for example, a temperature profile as shown in Fig. 10. Referring to Fig. 10, the axis of abscissas indicates the time variation of one point of the substrate 11 that is being moved in the reflow furnace, while the axis of ordinates indicates the variation state of the temperature of the point.

[0073] As shown in Fig. 10, the substrate 11 conveyed into the reflow

furnace and being moved in the furnace has its temperature raised up to 150 - 180 °C in a time period t_1 , it is thereafter preheated at a constant temperature of 150 - 180 °C for a time period of 60 - 100 seconds, and it is thereafter heated so as to reach a peak temperature of 235 - 240 °C at a time t_3 . Owing to the heating, the solder 22 is melted to secure the first component 30 to the lands 2 in Fig. 5. In the vicinity of the peak temperature at the time t_3 , the substrate 11 is held at or above 220 °C for 20 - 25 seconds. A time period for which the substrate 11 is held in the reflow furnace is about 6 minutes.

[0074] By the way, in a case where the ordinary solder containing Pb is employed as the solder, a temperature profile as shown in Fig. 11, for example, is adopted in the reflow furnace. The profile of a temperature flow in Fig. 11 is generally lower in temperature as compared with the profile in the case of the lead-free solder shown in Fig. 10. Specifically, the substrate has its temperature raised up to 130 - 170 °C in a time period t_1 , it is thereafter preheated at 130 - 170 °C for 60 - 100 seconds, and it is thereafter heated so as to reach a peak temperature of about 230 °C at a time t_3 . In the vicinity of the peak temperature at the time t_3 , the substrate 11 is held at or above 200 °C for 40 seconds or less.

[0075] When, owing to the above, the reflow soldering process Pa is complete to end the soldering of the first components 30, operations proceed to the thermocompression bonding process Pb. In this thermocompression bonding process Pb, the step of applying an ACF is first performed as a step P4 in a way shown in Fig. 12 by way of example. Referring to Fig. 12, an elongated ACF material 40A wound around a delivery reel 50a is taken up by a takeup reel 50b through tension rollers 51.

[0076] As shown in Fig. 12(a), the ACF material 40A wound around the delivery reel 50a is so formed that the elongated ACF 40 is stacked on release paper

42, and that a cover film 43 is further stacked on the ACF 40. The release paper 42 is formed of, for example, white PET (polyethylene terephthalate) to a thickness of about 53 μm . The cover film 43 is formed of, for example, transparent PET to a thickness of about 25 μm .

[0077] The ACF 40 is formed, for example, in such a way that a large number of conductive particles 46 are mixed in a dispersed state into a binder resin 44 which is formed of an epoxy type resin being a thermosetting resin. The thickness of the ACF 44 is set at about 35 μm .

[0078] The ACF material 40A delivered from the delivery reel 50a has its cover film 43 removed when passing through a peeling roller 52, and is subsequently fed to a cutting device 53. As shown in Fig. 12(b), the cutting device 53 provides cuts K in the elongated ACF 40 so as to form the ACF 40 to predetermined length L2. On this occasion, no cut is provided in the release paper 42.

[0079] The ACF material 40A which has the ACF 40 provided with the cuts K is subsequently carried to an application stage H on which a substrate 11 is located. A pressing device 54 which includes a pressing head 56 is disposed in the application stage H. The pressing head 56 is heated to a high temperature by a heater.

[0080] When one piece of ACF 40 included in the ACF material 40A is set to a predetermined position relative to the substrate 11, the pressing head 56 moves downwards in Fig. 12 and presses the ACF material 40A against the substrate 11 from the side of the release paper 42. Thus, the ACF 40 is pressed against the substrate 11 at a temperature of about 70 $^{\circ}\text{C}$ for a time period of about one second. Thereafter, when the pressing head 56 is moved back to a retreat position spaced from the substrate 11, the release paper 42 comes away from the substrate 11, and only the ACF 40 is left on the substrate 11. In this way, as shown in Fig. 1, the ACF 40 adheres so as to cover a

second region A2 at the predetermined position.

[0081] Thereafter, the alignment and tentative compression bonding treatment of a second component 36 such as IC chip are performed at a step P5 in Fig. 7. Specifically, referring to Fig. 2, the second component 36 is placed on the second region A2 with the ACF 40 interposed therebetween so that terminals or bumps 37 annularly arrayed on the second component 36 may correspond respectively to individual leads 3 within the second region A2, followed by the tentative compression bonding. On this occasion, alignment marks 23 in Fig. 1 are employed in order to bring the relative positions of the second component 36 and substrate 11 into exact agreement.

[0082] The tentative compression bonding of the second component 36 proceeds specifically in such a way that the substrate 11 is placed on a table 71b as shown in Fig. 17, and that the second component 36 is pressed by a conveyance and thermocompression bonding head 71a for the heated second component 36, as shown in Figs. 8 and 17. Thus, the second component 36 is pressed against the substrate 11 with the ACF 40 interposed therebetween at about 70 °C for about one second. Due to the heating and pressing, the second component 36 is tentatively secured onto the substrate 11.

[0083] Subsequently, the operating flow proceeds to a step P6, at which the formal compression bonding of the second component 36 is performed. Specifically, the substrate 11 is put on a table 72b as shown in Fig. 9, and the second component 36 is pressed by a heated thermocompression bonding head 72a as shown in Figs. 8 and 9. Thus, the second component 36 is pressed against the substrate 11 with the ACF 40 interposed therebetween at about 190 °C for about 10 seconds.

[0084] Due to the heating and pressing, the second component 36 is

formally compression-bonded onto the substrate 11, that is, it is secured with the final securing strength. As a result, the second component 36 is mounted within the second region A2 as shown in Fig. 6. More specifically, the second component 36 is secured to the substrate 11 by the resin 44 contained in the ACF 40, and the bumps 37 of the second component 36 and the leads 3 on the substrate 11 are conductively connected by the conductive particles 46 in the ACF 40.

[0085] In the formal compression bonding step, the second component 36 is pressed against the substrate 11 at the higher temperature for the longer time period than in the tentative compression bonding. The reason why the formal compression bonding is preceded by the tentative compression bonding, is that the positioning or alignment between the second component 36 and the substrate 11 is difficult to accomplish in the formal compression bonding.

[0086] In the above manufacturing method, as also shown in Fig. 8, the thermocompression bonding head 56 or 72a is shaped so as to extend over a region which is much longer than the length of the second component 36 or ACF 40. However, the thermocompression bonding head 56 or 72a does not come into contact with any of the first components 30 because it lies within the width W of a belt-shaped region A3 where first components 30 are not mounted.

[0087] By the way, in Fig. 9, the shape of the table 72b which lies on the opposite side to the head 72a with the substrate 11 interposed therebetween need not always the same as that of the head 72a. However, it is required at least that the area of the end face or substrate receiving surface of the table 72b be equal to or larger than the area of the surface of the second component 36 to be compression-bonded with the substrate 11. It is also required as the positional relation between the second component 36 and the table 72b that the surface of the second component 36 to be

compression-bonded with the substrate 11 entirely overlap the end face of the table 72b in plan.

[0088] As thus far described, with the manufacturing method of this embodiment, first of all, the first components 30 such as passive components and mechanism components are mounted on the substrate 11 by the reflow treatment, namely, the solder connection employing surface mount technology. Subsequently, the ACF 40 is arranged at the predetermined position on the substrate 11, the second component 36 such as IC chip is placed on the ACF, and the second component 36 is thermocompression-bonded. As a result, it is avoidable that heat at, for example, the solder connection step based on the surface mount technology be applied to the ACF 40. Therefore, the first components 30 can be mounted by the surface mount technology or the like without lowering the reliability of the connection of the second component 36 due to the ACF 40.

[0089] Fig. 13 shows one embodiment of a display device according to the present invention. This embodiment is an embodiment in the case where the present invention is applied to a liquid crystal device of simple matrix scheme and COG (Chip On Glass) scheme. In case of this embodiment, a circuit board 10 shown in Fig. 1 can be formed so as to include driver circuits for driving a liquid crystal panel which constitutes the liquid crystal device as the display device.

[0090] Referring to Fig. 13, the liquid crystal device 80 as the display device is formed by connecting the circuit board 10 to the liquid crystal panel 82. If necessary, the liquid crystal panel 82 can be additionally provided with an illumination device such as back light (not shown) and other accessory structures (not shown).

[0091] The liquid crystal panel 82 includes a pair of substrates 83a and 83b

whose peripheral edges are bonded to each other by an annular sealant 87, and an interspace defined between the substrates 83a and 83b, namely, a so-called "cell gap", is filled up with a liquid crystal of, for example, STN (Super Twisted Nematic) type. In general, the substrates 83a and 83b are formed of a light-transmissive material, for example, glass or synthetic resin.

[0092] Polarizer plates 86 are respectively attached to the outside surfaces of the substrates 83a and 83b by adhesion or the like. A phase difference plate (not shown) is inserted between at least either of the substrates 83a and 83b and the polarizer plate 86. Striped electrodes 89a are formed on the inside surface of one substrate 83a. Striped electrodes 89b are formed on the inside surface of the other substrate 83b so as to intersect orthogonally to the opposing electrodes 89a. These electrodes 83a and 83b are formed of a light-transmissive conductive material, for example, ITO (Indium Tin Oxide).

[0093] Incidentally, the electrodes 83a and 83b are not restricted to the shape of stripes, but they can also be formed as characters, numerals or any other appropriate patterns. In Fig. 13 the electrodes 89a and 89b are depicted in a smaller number and at wider mutual intervals than in actual electrodes in order to facilitate understanding their structures, but in practice a larger number of electrodes are formed at narrower intervals.

[0094] One substrate 83a includes a protrusion 84a which protrudes outside the other substrate 83b, while the other substrate 83b includes a protrusion 84b which protrudes outside one substrate 83a. Liquid crystal driving ICs 91a and 91b are respectively mounted on these protrusions by employing ACFs 92. External connection terminals 85a which are to be connected to the inputting bumps of the liquid crystal driving IC 91a are formed on one protrusion 84a by the use of, for

[0096] The ACFs are formed of a binding resin and conductive particles that are mixed in the resin, as in the ACF which is used for connecting a second component 36 to a substrate 11 in a circuit board 10 shown in Fig. 1. When thermal compression bonding is performed, the circuit board 10 and the substrates 83a and 83b in Fig. 13 are secured by the binding resin, and the terminals 4a, 4b of the circuit board 10 and the corresponding connection terminals 85a, 85b of the liquid crystal panel 82 are conductively connected by the conductive particles.

24

power source LSI is considered as the second component 36 which is mounted on the circuit board 10 in this case.

[0098] Fig. 14 shows another embodiment of a display device according to the present invention. This embodiment is an embodiment in the case where the present invention is applied to an electroluminescent device as the display device. The electroluminescent device 100 shown here is constructed by connecting a circuit board 110 to an EL panel 101.

[0099] As shown in Fig. 15 which is a sectional view taken along line I - I, the EL panel 101 is fabricated in such a way that a plurality of positive electrodes or anodes 109b are formed on a baseplate 103 in parallel with one another at intervals, that insulator films 111 are formed between the anodes 109b and overlaid with organic electroluminescent emission layers 102, and that negative electrodes or cathodes 109a are formed on the electroluminescent emission layers.

[0100] As shown in Fig. 14, the plurality of anodes 109b are arrayed in parallel with one another at intervals and are generally formed in the shape of stripes. The plurality of cathodes 109a are arrayed similarly in parallel with one another at intervals, and so as to intersect substantially orthogonally to the anodes 109b, and they are generally formed in the shape of stripes. As also seen from Fig. 16 which is a sectional view taken along line II - II in Fig. 14, the organic electroluminescent emission layers 102 are respectively formed at substantially the same positions as those of the cathodes 109a.

[0101] Each of the organic electroluminescent emission layers 102 is made of a substance which luminesces in an inherent color when a predetermined voltage is applied across electrodes holding the layer therebetween. In this embodiment, by way

of example, three sorts of emission layers which luminesce in red, in green and in blue, respectively, are arranged in adjacency to one another into one unit, and such units are arrayed in parallel with one another in the extending direction of the anodes 109b, that is, in the lengthwise direction of the anodes 109b.

[0102] Each region where the anode 109b and the cathode 109a intersect each other while holding the individual organic electroluminescent emission layers 102 in the three colors of red, green and blue therebetween forms one display dot, and three such display dots gather to form one pixel. Such pixels are arrayed in the shape of a matrix within a plane, whereby a display region for displaying an image such as characters, numerals and patterns is formed.

[0103] Referring to Fig. 14, a driving IC 119a is mounted on the marginal end part of the lower side of the baseplate 103 by an ACF 120, while a driving IC 119b is mounted on the marginal end part of the left side by an ACF 120. The inputting bumps of the driving IC 119a are joined to external connection terminals 121a formed at the marginal end part of the baseplate 103, and the outputting bumps of the driving IC 119a are joined to the cathodes 109a through wiring lines 122a formed on the baseplate 103. On the other hand, the inputting bumps of the driving IC 119b are joined to external connection terminals 121b formed on the baseplate 103, and the outputting bumps of the driving IC 119b are joined to the anodes 109b through wiring lines 122b formed on the baseplate 103.

[0104] As in the circuit board 10 shown in Fig. 1, the circuit board 110 includes output side first terminals 4a and output side second terminals 4b. In the case of the circuit board 10 in Fig. 1, however, the first terminals 4a are formed on the front side of the circuit board 10, and the second terminals 4b are formed on the back side of the circuit board 10, whereas in the case of the circuit board 110 in Fig. 14,

both the first terminals 4a and the second terminals 4b are formed on the back side of the circuit board 110.

[0105] It is the same as in the circuit board 10 shown in Fig. 1 that the circuit board 110 has first components 30 within first regions A1, a second component 36 within a second region A2, and a band-shaped region A3 including the second region A2. The second component 36 is constructed of, for example, a power source IC or a power source LSI.

[0106] Since the electroluminescent device 100 according to this embodiment is constructed as described above, desired coordinate positions are caused to exhibit luminescence in desired colors by controlling voltages to be applied to the organic electroluminescent emission layers 102 at the respective display dots. Due to the luminescing, the images such as characters, numerals and patterns are displayed in desired colors within the display region in accordance with the principle of the additive mixture of color stimuli.

[0107] Although in the embodiments described above, only one example has been indicated as each of the shape of the circuit board and the component arrangement on the circuit board, the shape of the circuit board, etc. can be variously altered and changed within the scope of the invention as defined in the appended claims.

[0108] Furthermore, in the embodiments described above, examples of the display devices employing the liquid crystal panel and the EL panel have been indicated as display means, but the display means is not restricted to the liquid crystal panel or the EL panel, and it may be any of a CRT display, a plasma display, an FED (Field Emission Display), etc.

[0109] Besides, the present invention is not restricted to the foregoing embodiments, but various modified embodiments are possible within the scope of the purport of the present invention or within the equivalent scope of the appended claims.

[0110] The entire disclosure of Japanese Patent Application No. 2001-006635 filed January 15, 2001 and Japanese Patent Application No. 2001-381584 filed December 14, 2001 is incorporated by reference herein.